# 74VHC541-Q100; 74VHCT541-Q100 Octal buffer/line driver; 3-state Rev. 1 — 4 June 2013

Product data sheet

### 1. **General description**

The 74VHC541-Q100; 74VHCT541-Q100 are high-speed Si-gate CMOS devices.

The 74VHC541-Q100; 74VHCT541-Q100 are octal non-inverting buffer/line drivers with 3-state bus compatible outputs.

The output enable inputs  $\overline{OE}0$  and  $\overline{OE}1$  control the 3-state outputs.

A HIGH on  $\overline{\text{OE}}$ n causes the outputs to assume a high-impedance OFF-state.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

### **Features and benefits** 2.

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
  - ◆ Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Balanced propagation delays
- All inputs have a Schmitt-trigger action
- Inputs accept voltages higher than V<sub>CC</sub>
- The 74VHC541-Q100 operates with CMOS input level
- The 74VHCT541-Q100 operates with TTL input level
- ESD protection:
  - MIL-STD-883, method 3015 exceeds 2000 V
  - ◆ HBM JESD22-A114F exceeds 2000 V
  - ♦ MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Multiple package options




# 3. Ordering information

Table 1. Ordering information


Type number	Package				
	Temperature range	Name	Description	Version	
74VHC541D-Q100	-40 °C to +125 °C	SO20	plastic small outline package; 20 leads;	SOT163-1	
74VHCT541D-Q100			body width 7.5 mm		
74VHC541PW-Q100	−40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads;	SOT360-1	
74VHCT541PW-Q100			body width 4.4 mm		
74VHC541BQ-Q100	−40 °C to +125 °C	DHVQFN20	plastic dual-in-line compatible thermal enhanced	SOT764-1	
74VHCT541BQ-Q100			very thin quad flat package; no leads; 20 terminals; body $2.5 \times 4.5 \times 0.85$ mm		

# 4. Functional diagram



# 5. Pinning information

### 5.1 Pinning



### 5.2 Pin description

Table 2. Pin description

i dibio zi	i iii doconption	
Symbol	Pin	Description
OE0	1	output enable input (active LOW)
A[0:7]	2, 3, 4, 5, 6, 7, 8, 9	data input
GND	10	ground (0 V)
Y[0:7]	18, 17, 16, 15, 14, 13, 12, 11	data output
OE1	19	output enable input (active LOW)
V <sub>CC</sub>	20	supply voltage

# 6. Functional description

Table 3. Functional table[1]

Control		Input	Output
OE0	OE1	An	Yn
L	L	L	L
L	L	Н	Н
Χ	Н	X	Z
Н	X	X	Z

<sup>[1]</sup> H = HIGH voltage level;

# 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < -0.5 V	<u>[1]</u> –20	-	mA
I <sub>OK</sub>	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> -	±20	mA
Io	output current	$V_{O} = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$	-	±25	mA
I <sub>CC</sub>	supply current		-	75	mA
I <sub>GND</sub>	ground current		<b>-75</b>	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$			
	SO20 package		[2] _	500	mW
	TSSOP20 package		<u>[3]</u> _	500	mW
	DHVQFN20 package		<u>[4]</u> _	500	mW

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

L = LOW voltage level;

X = don't care;

Z = high-impedance OFF-state.

<sup>[2]</sup> P<sub>tot</sub> derates linearly with 8 mW/K above 70 °C.

<sup>[3]</sup>  $P_{tot}$  derates linearly with 5.5 mW/K above 60 °C.

<sup>[4]</sup> Ptot derates linearly with 4.5 mW/K above 60 °C.

# 8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	74VHC5	41-Q100	)	74VHC1	0	Unit	
			Min	Тур	Max	Min	Тур	Max	
$V_{CC}$	supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V
$V_{I}$	input voltage		0	-	5.5	0	-	5.5	V
Vo	output voltage		0	-	$V_{CC}$	0	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise	$V_{CC}$ = 3.3 V $\pm$ 0.3 V	-	-	100	-	-	-	ns/V
	and fall rate	$V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	-	-	20	-	-	20	ns/V

### 9. Static characteristics

Table 6. Static characteristics

Voltages are referenced to GND (ground = 0 V).

Parameter	Conditions		25 °C		-40 °C 1	to +85 °C	-40 °C t	Unit	
		Min	Тур	Max	Min	Max	Min	Max	
74VHC541-Q1	00								
HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	-	-	1.5	-	1.5	-	٧
input voltage	V <sub>CC</sub> = 3.0 V	2.1	-	-	2.1	-	2.1	-	٧
	V <sub>CC</sub> = 5.5 V	3.85	-	-	3.85	-	3.85	-	٧
LOW-level	V <sub>CC</sub> = 2.0 V	-	-	0.5	-	0.5	-	0.5	٧
input voltage	V <sub>CC</sub> = 3.0 V	-	-	0.9	-	0.9	-	0.9	٧
	V <sub>CC</sub> = 5.5 V	-	-	1.65	-	1.65	-	1.65	V
HIGH-level	$V_I = V_{IH}$ or $V_{IL}$								
output voltage	$I_{O} = -50 \mu A; V_{CC} = 2.0 V$	1.9	2.0	-	1.9	-	1.9	-	V
	$I_O = -50 \mu A; V_{CC} = 3.0 V$	2.9	3.0	-	2.9	-	2.9	-	V
	$I_{O} = -50 \mu A; V_{CC} = 4.5 V$	4.4	4.5	-	4.4	-	4.4	-	V
	$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.58	-	-	2.48	-	2.40	-	V
	$I_{O} = -8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.94	-	-	3.8	-	3.70	-	V
LOW-level	$V_I = V_{IH}$ or $V_{IL}$								
output voltage	$I_O = 50 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	-	0.1	٧
	$I_O = 50 \mu A; V_{CC} = 3.0 \text{ V}$	-	0	0.1	-	0.1	-	0.1	٧
	$I_O = 50 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	٧
	$I_O = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.36	-	0.44	-	0.55	٧
	$I_O = 8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.36	-	0.44	-	0.55	٧
OFF-state output current	$V_I = V_{IH} \text{ or } V_{IL};$ $V_O = V_{CC} \text{ or GND};$ $V_{CC} = 5.5 \text{ V}$	-	-	±0.25	-	±2.5	-	±10.0	μА
input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 0$ V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μА
supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	4.0	-	40	-	80	μА
	74VHC541-Q1 HIGH-level input voltage  LOW-level input voltage  HIGH-level output voltage  OFF-state output current input leakage current				$ \begin{array}{ c c c c } \hline \textbf{74VHC541-Q100} \\ \hline \textbf{HIGH-level} & V_{CC} = 2.0 \text{ V} & 1.5 & - & - \\ \hline V_{CC} = 3.0 \text{ V} & 2.1 & - & - \\ \hline V_{CC} = 5.5 \text{ V} & 3.85 & - & - \\ \hline \textbf{LOW-level} & V_{CC} = 2.0 \text{ V} & - & 0.5 \\ \hline \textbf{Input voltage} & V_{CC} = 2.0 \text{ V} & - & - & 0.5 \\ \hline \textbf{LOW-level} & V_{CC} = 3.0 \text{ V} & - & - & 0.9 \\ \hline \textbf{V}_{CC} = 3.0 \text{ V} & - & - & 0.9 \\ \hline \textbf{V}_{CC} = 5.5 \text{ V} & - & - & 1.65 \\ \hline \textbf{HIGH-level} & V_{I} = V_{IH} \text{ or } V_{IL} \\ \hline \textbf{I}_{O} = -50 \ \mu \text{A; } V_{CC} = 2.0 \text{ V} & 1.9 & 2.0 & - \\ \hline \textbf{I}_{O} = -50 \ \mu \text{A; } V_{CC} = 3.0 \text{ V} & 2.9 & 3.0 & - \\ \hline \textbf{I}_{O} = -50 \ \mu \text{A; } V_{CC} = 3.0 \text{ V} & 2.9 & 3.0 & - \\ \hline \textbf{I}_{O} = -50 \ \mu \text{A; } V_{CC} = 3.0 \text{ V} & 2.58 & - & - \\ \hline \textbf{I}_{O} = -4.0 \ \text{mA; } V_{CC} = 4.5 \text{ V} & 4.4 & 4.5 & - \\ \hline \textbf{I}_{O} = -8.0 \ \text{mA; } V_{CC} = 4.5 \text{ V} & 3.94 & - & - \\ \hline \textbf{I}_{O} = -8.0 \ \text{mA; } V_{CC} = 3.0 \text{ V} & 2.58 & - & - \\ \hline \textbf{I}_{O} = -8.0 \ \text{mA; } V_{CC} = 3.0 \text{ V} & 2.58 & - & - \\ \hline \textbf{I}_{O} = -8.0 \ \text{mA; } V_{CC} = 3.0 \text{ V} & 0.0 & 0.1 \\ \hline \textbf{I}_{O} = 50 \ \mu \text{A; } V_{CC} = 2.0 \text{ V} & - & 0 & 0.1 \\ \hline \textbf{I}_{O} = 50 \ \mu \text{A; } V_{CC} = 3.0 \text{ V} & - & 0 & 0.1 \\ \hline \textbf{I}_{O} = 50 \ \mu \text{A; } V_{CC} = 3.0 \text{ V} & - & 0 & 0.1 \\ \hline \textbf{I}_{O} = 50 \ \mu \text{A; } V_{CC} = 3.0 \text{ V} & - & 0 & 0.1 \\ \hline \textbf{I}_{O} = 50 \ \mu \text{A; } V_{CC} = 3.0 \text{ V} & - & 0 & 0.1 \\ \hline \textbf{I}_{O} = 50 \ \mu \text{A; } V_{CC} = 3.0 \text{ V} & - & 0 & 0.1 \\ \hline \textbf{I}_{O} = 50 \ \mu \text{A; } V_{CC} = 3.0 \text{ V} & - & 0 & 0.1 \\ \hline \textbf{I}_{O} = 8.0 \ \text{mA; } V_{CC} = 3.0 \text{ V} & - & 0 & 0.36 \\ \hline \textbf{I}_{O} = 8.0 \ \text{mA; } V_{CC} = 4.5 \text{ V} & - & 0 & 0.36 \\ \hline \textbf{I}_{O} = 8.0 \ \text{mA; } V_{CC} = 4.5 \text{ V} & - & - & 0.36 \\ \hline \textbf{I}_{O} = 8.0 \ \text{mA; } V_{CC} = 4.5 \text{ V} & - & - & 0.36 \\ \hline \textbf{I}_{O} = 8.0 \ \text{mA; } V_{CC} = 3.0 \text{ V} & - & - & 0.36 \\ \hline \textbf{I}_{O} = 8.0 \ \text{mA; } V_{CC} = 3.0 \text{ V} & - & - & 0.36 \\ \hline \textbf{I}_{O} = 8.0 \ \text{mA; } V_{CC} = 3.0 \text{ V} & - & - & 0.36 \\ \hline \textbf{I}_{O} = 8.0 \ \text{mA; } V_{CC} = 3.0 \text{ V} & - & - & 0.36 \\ \hline \textbf{I}_{O} = 8.0 \ \text{mA; } V_{CC} = 3.0 \text{ V} & - & - & 0.36 \\ \hline \textbf{I}_{O} = 8.0$	$ \begin{array}{ c c c c c c } \hline \textbf{74VHC541-Q100} \\ \hline \textbf{HIGH-level} & V_{CC} = 2.0 \text{ V} & 1.5 & - & - & 1.5 \\ \hline \textbf{V}_{CC} = 3.0 \text{ V} & 2.1 & - & - & 2.1 \\ \hline \textbf{V}_{CC} = 5.5 \text{ V} & 3.85 & - & - & 3.85 \\ \hline \textbf{LOW-level} & V_{CC} = 2.0 \text{ V} & - & - & 0.5 & - \\ \hline \textbf{Input voltage} & V_{CC} = 2.0 \text{ V} & - & - & 0.5 & - \\ \hline \textbf{V}_{CC} = 3.0 \text{ V} & - & - & 0.9 & - \\ \hline \textbf{V}_{CC} = 3.0 \text{ V} & - & - & 0.9 & - \\ \hline \textbf{V}_{CC} = 5.5 \text{ V} & - & - & 1.65 & - \\ \hline \textbf{HIGH-level} & V_{I} = V_{IH} \text{ or } V_{IL} \\ \hline \textbf{I}_{O} = -50 \text{ $\mu$A}; \text{ $V_{CC} = 2.0 \text{ V}} & 1.9 & 2.0 & - & 1.9 \\ \hline \textbf{I}_{O} = -50 \text{ $\mu$A}; \text{ $V_{CC} = 3.0 \text{ V}} & 2.9 & 3.0 & - & 2.9 \\ \hline \textbf{I}_{O} = -50 \text{ $\mu$A}; \text{ $V_{CC} = 3.0 \text{ V}} & 2.9 & 3.0 & - & 2.9 \\ \hline \textbf{I}_{O} = -50 \text{ $\mu$A}; \text{ $V_{CC} = 3.0 \text{ V}} & 2.58 & - & - & 2.48 \\ \hline \textbf{I}_{O} = -8.0 \text{ mA}; \text{ $V_{CC} = 3.0 \text{ V}} & 2.58 & - & - & 2.48 \\ \hline \textbf{I}_{O} = -8.0 \text{ mA}; \text{ $V_{CC} = 4.5 \text{ V}} & 3.94 & - & - & 3.8 \\ \hline \textbf{LOW-level} & \textbf{V}_{I} = \textbf{V}_{IH} \text{ or } \textbf{V}_{IL} \\ \hline \textbf{I}_{O} = 50 \text{ $\mu$A}; \text{ $V_{CC} = 2.0 \text{ V}} & - & 0 & 0.1 & - \\ \hline \textbf{I}_{O} = 50 \text{ $\mu$A}; \text{ $V_{CC} = 2.0 \text{ V}} & - & 0 & 0.1 & - \\ \hline \textbf{I}_{O} = 50 \text{ $\mu$A}; \text{ $V_{CC} = 2.0 \text{ V}} & - & 0 & 0.1 & - \\ \hline \textbf{I}_{O} = 50 \text{ $\mu$A}; \text{ $V_{CC} = 3.0 \text{ V}} & - & 0 & 0.1 & - \\ \hline \textbf{I}_{O} = 50 \text{ $\mu$A}; \text{ $V_{CC} = 3.0 \text{ V}} & - & 0 & 0.1 & - \\ \hline \textbf{I}_{O} = 50 \text{ $\mu$A}; \text{ $V_{CC} = 3.0 \text{ V}} & - & 0 & 0.1 & - \\ \hline \textbf{I}_{O} = 8.0 \text{ mA}; \text{ $V_{CC} = 4.5 \text{ V}} & - & 0 & 0.36 & - \\ \hline \textbf{I}_{O} = 8.0 \text{ mA}; \text{ $V_{CC} = 4.5 \text{ V}} & - & 0 & 0.36 & - \\ \hline \textbf{I}_{O} = 8.0 \text{ mA}; \text{ $V_{CC} = 4.5 \text{ V}} & - & - & 0.36 & - \\ \hline \textbf{I}_{O} = 8.0 \text{ mA}; \text{ $V_{CC} = 4.5 \text{ V}} & - & - & 0.36 & - \\ \hline \textbf{I}_{O} = 8.0 \text{ mA}; \text{ $V_{CC} = 3.0 \text{ V}} & - & - & 0.36 & - \\ \hline \textbf{I}_{O} = 8.0 \text{ mA}; \text{ $V_{CC} = 3.0 \text{ V}} & - & - & 0.36 & - \\ \hline \textbf{I}_{O} = 8.0 \text{ mA}; \text{ $V_{CC} = 3.0 \text{ V}} & - & - & 0.36 & - \\ \hline \textbf{I}_{O} = 8.0 \text{ mA}; \text{ $V_{CC} = 3.0 \text{ V}} & - & - & 0.36 & - \\ \hline \textbf{I}_{O} = 8.0 \text{ mA}; \text{ $V_{CC} = 3.0 \text{ V}} & - & - & 0.36 & - $	$ \begin{array}{ c c c c c c c } \hline \textbf{74VHC541-Q100} \\ \hline \textbf{74VHC541-Q100} \\ \hline \textbf{HIGH-level} & V_{CC} = 2.0 \ V & 1.5 & - & - & 1.5 & - \\ \hline \textbf{V}_{CC} = 3.0 \ V & 2.1 & - & - & 2.1 & - \\ \hline \textbf{V}_{CC} = 5.5 \ V & 3.85 & - & - & 3.85 & - \\ \hline \textbf{LOW-level} & V_{CC} = 2.0 \ V & - & - & 0.5 & - & 0.5 \\ \hline \textbf{Input voltage} & V_{CC} = 2.0 \ V & - & - & 0.5 & - & 0.5 \\ \hline \textbf{V}_{CC} = 3.0 \ V & - & - & 0.9 & - & 0.9 \\ \hline \textbf{V}_{CC} = 5.5 \ V & - & - & 1.65 & - & 1.65 \\ \hline \textbf{HIGH-level} & V_{I} = V_{IH} \ \text{or } V_{IL} \\ \hline \textbf{Output voltage} & V_{I} = V_{IH} \ \text{or } V_{IL} \\ \hline \textbf{I}_{O} = -50 \ \mu \text{A; } V_{CC} = 2.0 \ V & 1.9 & 2.0 & - & 1.9 & - \\ \hline \textbf{I}_{O} = -50 \ \mu \text{A; } V_{CC} = 3.0 \ V & 2.9 & 3.0 & - & 2.9 & - \\ \hline \textbf{I}_{O} = -50 \ \mu \text{A; } V_{CC} = 3.0 \ V & 2.9 & 3.0 & - & 2.9 & - \\ \hline \textbf{I}_{O} = -50 \ \mu \text{A; } V_{CC} = 4.5 \ V & 4.4 & 4.5 & - & 4.4 & - \\ \hline \textbf{I}_{O} = -8.0 \ \text{mA; } V_{CC} = 4.5 \ V & 3.94 & - & - & 3.8 & - \\ \hline \textbf{LOW-level} & V_{I} = V_{IH} \ \text{or } V_{IL} \\ \hline \textbf{Output voltage} & V_{I} = V_{IH} \ \text{or } V_{IL} \\ \hline \textbf{I}_{O} = 50 \ \mu \text{A; } V_{CC} = 2.0 \ V & - & 0 & 0.1 & - & 0.1 \\ \hline \textbf{I}_{O} = 50 \ \mu \text{A; } V_{CC} = 3.0 \ V & - & 0 & 0.1 & - & 0.1 \\ \hline \textbf{I}_{O} = 50 \ \mu \text{A; } V_{CC} = 3.0 \ V & - & 0 & 0.1 & - & 0.1 \\ \hline \textbf{I}_{O} = 50 \ \mu \text{A; } V_{CC} = 3.0 \ V & - & 0 & 0.1 & - & 0.1 \\ \hline \textbf{I}_{O} = 50 \ \mu \text{A; } V_{CC} = 3.0 \ V & - & 0 & 0.1 & - & 0.1 \\ \hline \textbf{I}_{O} = 50 \ \mu \text{A; } V_{CC} = 3.0 \ V & - & 0 & 0.1 & - & 0.1 \\ \hline \textbf{I}_{O} = 50 \ \mu \text{A; } V_{CC} = 3.0 \ V & - & 0 & 0.1 & - & 0.1 \\ \hline \textbf{I}_{O} = 50 \ \mu \text{A; } V_{CC} = 3.0 \ V & - & 0 & 0.1 & - & 0.1 \\ \hline \textbf{I}_{O} = 50 \ \mu \text{A; } V_{CC} = 4.5 \ V & - & 0 & 0.1 & - & 0.1 \\ \hline \textbf{I}_{O} = 4.0 \ \text{mA; } V_{CC} = 4.5 \ V & - & 0 & 0.1 & - & 0.1 \\ \hline \textbf{I}_{O} = 8.0 \ \text{mA; } V_{CC} = 4.5 \ V & - & 0 & 0.1 & - & 0.1 \\ \hline \textbf{I}_{O} = 8.0 \ \text{mA; } V_{CC} = 4.5 \ V & - & 0 & 0.1 & - & 0.1 \\ \hline \textbf{I}_{O} = 8.0 \ \text{mA; } V_{CC} = 4.5 \ V & - & 0 & 0.6 & - & 0.44 \\ \hline \textbf{OFF-state} & V_{I} = V_{IL} \ \text{or } GND; \\ V_{CC} = 5.5 \ V & \text{Input leakage} \\ \text{current} & V_{I} = V_{CC} \$	$ \begin{array}{ c c c c c c c c c } \hline \textbf{74VHC541-Q100} \\ \hline \textbf{74VHC541-Q100} \\ \hline \textbf{HIGH-level} \\ \text{input voltage} \\ \hline \textbf{PIGH-level} \\ \text{input voltage} \\ \hline \textbf{PV}_{CC} = 3.0 \ V \\ \hline \textbf{V}_{CC} = 5.5 \ V \\ \hline \textbf{V}_{CC} = 3.0 \ V \\ \hline \textbf{V}_{CC} = 5.5 \ V \\ \hline \textbf{V}_{CC} = 3.0 \ V \\ \hline \textbf{V}_{CC} = 5.5 \ V \\ \hline \textbf{V}_{CC} = 3.0 \ V \\ \hline \textbf{V}_{CC} = 5.5 \ V \\ \hline \textbf{V}_{CC} = 3.0 \ V \\ \hline \textbf{V}_$	Min   Typ   Max   Min   Max   Min   Max

**Table 6. Static characteristics** ...continued Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C	to +85 °C	-40 °C t	Unit	
			Min	Тур	Max	Min	Max	Min	Max	
C <sub>I</sub>	input capacitance		-	3.0	10	-	10	-	10	pF
Co	output capacitance		-	4.0	-	-	-	-	-	pF
For type	74VHCT541-Q	100								
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	-	-	2.0	-	2.0	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	8.0	-	0.8	-	0.8	V
$V_{OH}$	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	I <sub>O</sub> = -50 μA	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -8.0 \text{ mA}$	3.94	-	-	3.8	-	3.70	-	V
V <sub>OL</sub>	LOW-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	I <sub>O</sub> = 50 μA	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 8.0 \text{ mA}$	-	-	0.36	-	0.44	-	0.55	V
l <sub>OZ</sub>	OFF-state output current	per input pin; $V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 5.5$ V; $I_O = 0$ A; $V_O = V_{CC}$ or GND; other pins at $V_{CC}$ or GND	-	-	±0.25	-	±2.5	-	±10.0	μА
I <sub>I</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 0$ V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μА
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	4.0	-	40	-	80	μΑ
$\Delta I_{CC}$	additional supply current	per input pin; $V_{I} = V_{CC} - 2.1 \text{ V; } I_{O} = 0 \text{ A;}$ other pins at $V_{CC}$ or GND; $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	1.35	-	1.5	-	1.5	mA
C <sub>I</sub>	input capacitance		-	3	10	-	10	-	10	pF
Co	output capacitance		-	4.0	-	-	-	-	-	pF

# 10. Dynamic characteristics

Table 7. Dynamic characteristics

GND = 0 V. For test circuit, see Figure 7.

Symbol	Parameter	Conditions			25 °C		-40 °C	to +85 °C	-40 °C 1	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	Min	Max	
For type	74VHC541-Q	100	·		'			'			
t <sub>pd</sub>	propagation	An to Yn; see Figure 5	[2]								
	delay	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$									
		$C_L = 15 pF$		-	5.0	7.0	1.0	8.5	1.0	9.0	ns
		$C_L = 50 pF$		-	7.0	10.5	1.0	12.0	1.0	13.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	3.5	5.0	1.0	6.0	1.0	6.5	ns
		$C_L = 50 pF$			5.0	7.0	1.0	8.0	1.0	9.0	ns
t <sub>en</sub>	enable time	OEn to Yn; see Figure 6	[2]								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	5.5	10.5	1.0	11.0	1.0	13.5	ns
		$C_L = 50 pF$		-	7.5	14.0	1.0	16.0	1.0	17.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	3.5	7.2	1.0	8.5	1.0	9.0	ns
		$C_L = 50 pF$		-	5.0	9.2	1.0	10.5	1.0	11.5	ns
t <sub>dis</sub>	disable time	OEn to Yn; see Figure 6	[2]								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	6.0	11.0	1.0	12.0	1.0	14.0	ns
		$C_L = 50 pF$		-	9.5	15.4	1.0	17.5	1.0	19.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	4.5	7.5	1.0	8.0	1.0	9.5	ns
		$C_L = 50 pF$		-	6.5	8.8	1.0	10.0	1.0	11.0	ns
$C_{PD}$	power dissipation capacitance	$C_L$ = 50 pF; $f_i$ = 1 MHz; $V_I$ = GND to $V_{CC}$	[3]	-	10	-	-	-	-	-	pF

 Table 7.
 Dynamic characteristics ...continued

GND = 0 V. For test circuit, see <u>Figure 7</u>.

Symbol	Parameter	Conditions			25 °C		-40 °C	to +85 °C	-40 °C t	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	Min	Max	
For type	74VHCT541-	Q100					'		'	1	
t <sub>pd</sub>	propagation	An to Yn; see Figure 5	[2]								
	delay	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	3.5	5.5	1.0	6.5	1.0	7.0	ns
		$C_L = 50 pF$		-	5.0	8.5	1.0	9.5	1.0	11.0	ns
t <sub>en</sub>	enable time	OEn to Yn; see Figure 6									
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	4.0	7.0	1.0	8.0	1.0	9.0	ns
		$C_L = 50 pF$		-	5.5	10.0	1.0	12.0	1.0	12.5	ns
t <sub>dis</sub>	disable time	OEn to Yn; see Figure 6	[2]								
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	5.0	7.0	1.0	8.0	1.0	9.0	ns
		C <sub>L</sub> = 50 pF		-	7.0	10.0	1.0	12.0	1.0	12.5	ns
$C_{PD}$	power dissipation capacitance	per buffer; $C_L = 50 \text{ pF}$ ; $f = 1 \text{ MHz}$ ; $V_I = \text{GND to } V_{CC}$	<u>[3]</u>	-	12	-	-	-	-	-	pF

- [1] Typical values are measured at nominal supply voltage ( $V_{CC} = 3.3 \text{ V}$  and  $V_{CC} = 5.0 \text{ V}$ ).
- [2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

 $t_{en}$  is the same as  $t_{PZL}$  and  $t_{PZH}$ .

 $t_{\text{dis}}$  is the same as  $t_{\text{PLZ}}$  and  $t_{\text{PHZ}}.$ 

[3]  $C_{PD}$  is used to determine the dynamic power dissipation  $P_D$  ( $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$  where:


 $f_i$  = input frequency in MHz;

 $f_o = output frequency in MHz;$ 

 $C_L$  = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in Volts.

## 11. Waveforms



Measurement points are given in Table 8.

V<sub>OL</sub> and V<sub>OH</sub> are typical voltage output levels that occur with the output load.

Fig 5. Propagation delay input (An) to output (Yn)





Table 8. Measurement points

Туре	Input	Output	Output			
	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>		
74VHC541-Q100	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>	V <sub>OL</sub> + 0.3 V	$V_{OH} - 0.3 V$		
74VHCT541-Q100	1.5 V	0.5V <sub>CC</sub>	V <sub>OL</sub> + 0.3 V	$V_{OH} - 0.3 V$		

9 of 17

001aad983

Octal buffer/line driver; 3-state



Test data is given in Table 9.

Definitions test circuit:

 $R_T$  = Termination resistance should be equal to output impedance  $Z_o$  of the pulse generator

C<sub>L</sub> = Load capacitance including jig and probe capacitance

R<sub>L</sub> = Load resistor

S1 = Test selection switch

Fig 7. Load circuitry for switching times


Table 9. Test data

Туре	Input		Load		S1 position				
	VI	t <sub>r</sub> , t <sub>f</sub>	C <sub>L</sub>	R <sub>L</sub>	t <sub>PHL</sub> , t <sub>PLH</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>		
74VHC541-Q100	$V_{CC}$	3.0 ns	15 pF, 50 pF	1 kΩ	open	GND	$V_{CC}$		
74VHCT541-Q100	3.0 V	3.0 ns	15 pF, 50 pF	1 kΩ	open	GND	V <sub>CC</sub>		

# 12. Package outline

### SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE VERSION		REFER	EUROPEAN	ISSUE DATE		
	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013				<del>99-12-27</del> 03-02-19

Fig 8. Package outline SOT163-1 (SO20)

74VHC\_VHCT541\_Q100 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



UNIT	max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE				
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE		
SOT360-1		MO-153				<del>-99-12-27</del> 03-02-19		

### Fig 9. Package outline SOT360-1 (TSSOP20)

74VHC\_VHCT541\_Q100 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764-1




Fig 10. Package outline SOT764-1 (DHVQFN20)

74VHC\_VHCT541\_Q100 All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

# 13. Abbreviations

### Table 10. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MIL	Military
MM	Machine Model
TTL	Transistor-Transistor Logic

# 14. Revision history

### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74VHC_VHCT541 v.1	20130604	Product data sheet	-	-

# 15. Legal information

### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 16. Contact information

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: salesaddresses@nxp.com

## 17. Contents

1	General description	1
2	Features and benefits	1
3	Ordering information	2
4	Functional diagram	2
5	Pinning information	3
5.1	Pinning	3
5.2	Pin description	3
6	Functional description	4
7	Limiting values	4
8	Recommended operating conditions	Ę
9	Static characteristics	Ę
10	Dynamic characteristics	7
11	Waveforms	Ś
12	Package outline	11
13	Abbreviations 1	4
14	Revision history 1	4
15	Legal information 1	ţ
15.1	Data sheet status	5
15.2	Definitions1	
15.3	Disclaimers	
15.4	Trademarks1	(
16	Contact information 1	(
17	Contonte	7

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.